| From: | "Devulapalli, Raghuveer" <raghuveer(dot)devulapalli(at)intel(dot)com> |
|---|---|
| To: | John Naylor <johncnaylorls(at)gmail(dot)com>, Dmitry Dolgov <9erthalion6(at)gmail(dot)com> |
| Cc: | Nathan Bossart <nathandbossart(at)gmail(dot)com>, Xiang Gao <Xiang(dot)Gao(at)arm(dot)com>, Michael Paquier <michael(at)paquier(dot)xyz>, "pgsql-hackers(at)lists(dot)postgresql(dot)org" <pgsql-hackers(at)lists(dot)postgresql(dot)org> |
| Subject: | RE: CRC32C Parallel Computation Optimization on ARM |
| Date: | 2025-03-10 20:36:04 |
| Message-ID: | PH8PR11MB8286183DED4DA0E0E6DB1DADFBD62@PH8PR11MB8286.namprd11.prod.outlook.com |
| Views: | Raw Message | Whole Thread | Download mbox | Resend email |
| Thread: | |
| Lists: | pgsql-hackers |
Hi John,
> On the other hand, looking at Linux kernel sources, it seems a patch using this
> technique was contributed by Intel over a decade ago:
>
> https://github.com/torvalds/linux/blob/master/arch/x86/crypto/crc32c-pcl-intel-
> asm_64.S
>
> So one more thing to ask our friends at Intel.
Intel has contributed SSE4.2 CRC32C [1] and AVX-512 CRC32C [2] based on similar techniques to postgres.
[1] https://www.postgresql.org/message-id/PH8PR11MB8286F844321BA1DEEC518348FBFD2@PH8PR11MB8286.namprd11.prod.outlook.com
[2] https://www.postgresql.org/message-id/BL1PR11MB530401FA7E9B1CA432CF9DC3DC192@BL1PR11MB5304.namprd11.prod.outlook.com
Raghuveer
| From | Date | Subject | |
|---|---|---|---|
| Next Message | Daniel Gustafsson | 2025-03-10 21:02:48 | Re: Log connection establishment timings |
| Previous Message | Matheus Alcantara | 2025-03-10 20:25:40 | Re: RFC: Additional Directory for Extensions |